1.8 Ω Max On Resistance, ±15 V/12 V/±5 V, *i*CMOS, Quad SPST Switches

Preliminary Technical Data

ADG1411/ADG1412/ADG1413

FEATURES

- 1.8 Ω maximum on resistance at 25°C
- 0.37 Ω maximum on-resistance flatness
- 0.17 Ω maximum on-resistance match between channels
- Continuous current per channel
  - LFCSP package: 300 mA
  - TSSOP package: 190 mA
- Fully specified at +12 V, ±15 V, and ±5 V
- No V_L supply required
- 3 V logic-compatible inputs
- Rail-to-rail operation
- 16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP

APPLICATIONS

- Automatic test equipment
- Data acquisition systems
- Battery-powered systems
- Sample-and-hold systems
- Audio signal routing
- Video signal routing
- Communication systems
- Relay replacement

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

GENERAL DESCRIPTION

The ADG1411/ADG1412/ADG1413 are monolithic complementary metal-oxide semiconductor (CMOS) devices containing four independently selectable switches designed on an *i*CMOS™ process. *i*CMOS (industrial CMOS) is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals.

*i*CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

The ADG1411/ADG1412/ADG1413 contain four independent single-pole/single-throw (SPST) switches. The ADG1411 and ADG1412 differ only in that the digital control logic is inverted. The ADG1411 switches are turned on with Logic 0 on the appropriate control input, whereas the ADG1412 switches are turned on with Logic 1. The ADG1413 has two switches with digital control logic similar to that of the ADG1411; the logic is inverted on the other two switches. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

The ADG1413 exhibits break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

PRODUCT HIGHLIGHTS

1. 2.5 Ω maximum on resistance over temperature.
2. Minimum distortion
3. Ultralow power dissipation: <0.03 µW.
4. 16-lead TSSOP and 4 mm × 4 mm LFCSP packages.

Rev. PrF

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 **www.analog.com**
Fax: 781.461.3113

TABLE OF CONTENTS

REVISION HISTORY

SPECIFICATIONS

15 V DUAL SUPPLY

V_{DD} = 15 V ± 10%, V_{SS} = −15 V ± 10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance (R_{ON})	1.5			Ω typ	V_S = ±10 V, I_S = −10 mA; see Figure 23
	1.8	2.2	2.5	Ω max	V_{DD} = +13.5 V, V_{SS} = −13.5 V
On-Resistance Match Between Channels (ΔR_{ON})	0.1			Ω typ	V_S = ±10 V , I_S = −10 mA
	0.13	0.16	0.17	Ω max	
On-Resistance Flatness ($R_{FLAT(ON)}$)	0.28			Ω typ	V_S = ±10 V, I_S = −10 mA
	0.31	0.35	0.37	Ω max	
LEAKAGE CURRENTS					V_{DD} = +16.5 V, V_{SS} = −16.5 V
Source Off Leakage, I_S (Off)	±0.2			nA typ	V_S = ±10 V, V_D = ∓10 V; see Figure 24
	±0.5	±10	±100	nA max	
Drain Off Leakage, I_D (Off)	±0.2			nA typ	V_S = ±10 V, V_D = ∓10 V; see Figure 24
	±0.5	±10	±100	nA max	
Channel On Leakage, I_D, I_S (On)	±0.2			nA typ	V_S = V_D = ±10 V; see Figure 25
	±1	±10	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.005			μA typ	V_{IN} = V_{GND} or V_{DD}
			±0.1	μA max	
Digital Input Capacitance, C_{IN}	3.5			pF typ	
DYNAMIC CHARACTERISTICS[1]					
t_{ON}	100			ns typ	R_L = 300 Ω, C_L = 35 pF
	150	170	190	ns max	V_S = 10 V; see Figure 30
t_{OFF}	90			ns typ	R_L = 300 Ω, C_L = 35 pF
	120	140	160	ns max	V_S = 10 V; see Figure 30
Break-Before-Make Time Delay, t_D	25			ns typ	R_L = 300 Ω, C_L = 35 pF
(ADG1413 only)			10	ns min	V_{S1} = V_{S2} = 10 V; Figure 31
Charge Injection	−20			pC typ	V_S = 0 V, R_S = 0 Ω, C_L = 1 nF; see Figure 32
Off Isolation	−80			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 100 kHz; see Figure 26
Channel-to-Channel Crosstalk	−100			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; see Figure 27
Total Harmonic Distortion + Noise	0.011			% typ	R_L = 110 Ω, 15 V p-p, f = 20 Hz to 20 kHz see Figure 29
−3 dB Bandwidth	206			MHz typ	R_L = 50 Ω, C_L = 5 pF; see Figure 28
Insertion Loss	−0.01			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; see Figure 28
C_S (Off)	22			pF typ	V_S = 0 V, f = 1 MHz
C_D (Off)	22			pF typ	V_S = 0 V, f = 1 MHz
C_D, C_S (On)	104			pF typ	V_S = 0 V, f = 1 MHz
POWER REQUIREMENTS					V_{DD} = +16.5 V, V_{SS} = −16.5 V
I_{DD}	0.001			μA typ	Digital inputs = 0 V or V_{DD}
			1	μA max	
I_{DD}	220			μA typ	Digital inputs = 5 V
			325	μA max	
I_{SS}	0.001			μA typ	Digital inputs = 0 V, 5 V, or V_{DD}
			1	μA max	
V_{DD}/V_{SS}			±4.5/±16.5	V min/max	GND = 0 V

[1] Guaranteed by design, not subject to production test.

12 V SINGLE SUPPLY

V_{DD} = 12 V ± 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
On Resistance (R_{ON})	3			Ω typ	V_S = 0 V to 10 V, I_S = −10 mA; see Figure 23
	3.5	4.3	4.7	Ω max	V_{DD} = +10.8 V, V_{SS} = 0 V
On-Resistance Match Between Channels (ΔR_{ON})	0.12			Ω typ	V_S = 0 V to 10 V, I_S = −10 mA
	0.16	0.18	0.2	Ω max	
On-Resistance Flatness ($R_{FLAT(ON)}$)	0.85			Ω typ	V_S = 0 V to 10 V, I_S = −10 mA
	1	1.13	1.16	Ω max	
LEAKAGE CURRENTS					V_{DD} = 13.2 V, V_{SS} = 0 V
Source Off Leakage, I_S (Off)	±0.2			nA typ	V_S = 1 V/10 V, V_D = 10 V/0 V; see Figure 24
	±0.5	±10	±100	nA max	
Drain Off Leakage, I_D (Off)	±0.2			nA typ	V_S = 1 V/10 V, V_D = 10 V/0 V; see Figure 24
	±0.5	±10	±100	nA max	
Channel On Leakage, I_D, I_S (On)	±0.2			nA typ	V_S = V_D = 1 V or 10 V; see Figure 25
	±1.5	±10	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.001			μA typ	V_{IN} = V_{GND} or V_{DD}
			±0.1	μA max	
Digital Input Capacitance, C_{IN}	3.5			pF typ	
DYNAMIC CHARACTERISTICS[1]					
t_{ON}	170			ns typ	R_L = 300 Ω, C_L = 35 pF
	250	295	330	ns max	V_S = 8 V; see Figure 30
t_{OFF}	75			ns typ	R_L = 300 Ω, C_L = 35 pF
	135	165	190	ns max	V_S = 8 V; see Figure 30
Break-Before-Make Time Delay, t_D	100			ns typ	R_L = 300 Ω, C_L = 35 pF
(ADG1413 only)			40	ns min	V_{S1} = V_{S2} = 8 V; see Figure 31
Charge Injection	30			pC typ	V_S = 6 V, R_S = 0 Ω, C_L = 1 nF; see Figure 32
Off Isolation	−80			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 100 kHz; see Figure 26
Channel-to-Channel Crosstalk	−100			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; see Figure 27
−3 dB Bandwidth	206			MHz typ	R_L = 50 Ω, C_L = 5 pF; see Figure 28
Insertion Loss	−0.03			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; see Figure 28
C_S (Off)	38			pF typ	V_S = 6 V, f = 1 MHz
C_D (Off)	40			pF typ	V_S = 6 V, f = 1 MHz
C_D, C_S (On)	104			pF typ	V_S = 6 V, f = 1 MHz
POWER REQUIREMENTS					V_{DD} = 13.2 V
I_{DD}	0.001			μA typ	Digital inputs = 0 V or V_{DD}
			1	μA max	
I_{DD}	220			μA typ	Digital inputs = 5 V
			325	μA max	
V_{DD}			5/16.5	V min/max	GND = 0 V, V_{SS} = 0 V

[1] Guaranteed by design, not subject to production test.

5 V DUAL SUPPLY

V_{DD} = 5 V ± 10%, V_{SS} = −5 V ± 10%, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
On Resistance (R_{ON})	3.5			Ω typ	V_S = ±4.5 V, I_S = −10 mA; see Figure 23
	4	4.8	5.3	Ω max	V_{DD} = +4.5 V, V_{SS} = −4.5 V
On-Resistance Match Between Channels (ΔR_{ON})	0.12			Ω typ	V_S = ±4.5 V, I_S = −10 mA
	0.16	0.18	0.2	Ω max	
On-Resistance Flatness ($R_{FLAT(ON)}$)	0.88			Ω typ	V_S = ±4.5 V; I_S = −10 mA
	1.1	1.2	1.3	Ω max	
LEAKAGE CURRENTS					V_{DD} = +5.5 V, V_{SS} = −5.5 V
Source Off Leakage, I_S (Off)	±0.01			nA typ	V_S = ±4.5 V, V_D = ∓4.5 V; see Figure 24
	±0.5	±10	±100	nA max	
Drain Off Leakage, I_D (Off)	±0.01			nA typ	V_S = ±4.5 V, V_D = ∓4.5 V; see Figure 24
	±0.5	±10	±100	nA max	
Channel On Leakage, I_D, I_S (On)	±0.07			nA typ	V_S = V_D = ±4.5 V; see Figure 25
	±1	±10	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.001			μA typ	V_{IN} = V_{GND} or V_{DD}
			±0.1	μA max	
Digital Input Capacitance, C_{IN}	3.5			pF typ	
DYNAMIC CHARACTERISTICS[1]					
t_{ON}	275			ns typ	R_L = 300 Ω, C_L = 35 pF
	400	465	510	ns max	V_S = 3 V; see Figure 30
t_{OFF}	175			ns typ	R_L = 300 Ω, C_L = 35 pF
	290	320	380	ns max	V_S = 3 V; see Figure 30
Break-Before-Make Time Delay, t_D	100			ns typ	R_L = 300 Ω, C_L = 35 pF
(ADG1413 only)			50	ns min	V_{S1} = V_{S2} = 3 V; see Figure 31
Charge Injection	30			pC typ	V_S = 0 V, R_S = 0 Ω, C_L = 1 nF; see Figure 32
Off Isolation	−80			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 100 kHz; see Figure 26
Channel-to-Channel Crosstalk	−100			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; see Figure 27
Total Harmonic Distortion + Noise	0.03			% typ	R_L = 110 Ω, 5 V p-p, f = 20 Hz to 20 kHz; see Figure 29
−3 dB Bandwidth	145			MHz typ	R_L = 50 Ω, C_L = 5 pF; see Figure 28
Insertion Loss	−0.12			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; see Figure 28
C_S (Off)	32			pF typ	V_S = 0 V, f = 1 MHz
C_D (Off)	33			pF typ	V_S = 0 V, f = 1 MHz
C_D, C_S (On)	116			pF typ	V_S = 0 V, f = 1 MHz
POWER REQUIREMENTS					V_{DD} = 5.5 V, V_{SS} = −5.5 V
I_{DD}	0.001			μA typ	Digital inputs = 0 V or V_{DD}
			1.0	μA max	
I_{SS}	0.001			μA typ	Digital inputs = 5 V
			1.0	μA max	
V_{DD}/V_{SS}			±4.5/±16.5	V min/max	GND = 0 V

[1] Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted.

Table 4.

Parameter	Rating
V_{DD} to V_{SS}	35 V
V_{DD} to GND	−0.3 V to +25 V
V_{SS} to GND	+0.3 V to −25 V
Analog Inputs[1]	V_{SS} – 0.3 V to V_{DD} + 0.3 V
Digital Inputs[1]	GND – 0.3 V to V_{DD} + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	600 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current per Channel, S or D	
16-Lead TSSOP	190 mA
16-Lead LFCSP	300 mA
Operating Temperature Range	
Automotive (Y Version)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ_{JA} Thermal Impedance (4-layer board)	112°C/W
16-Lead LFCSP, θ_{JA} Thermal Impedance	30.4°C/W
Reflow Soldering Peak Temperature, Pb free	260(+0/−5)°C

[1] Overvoltages at IN, S, and D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. TSSOP Pin Configuration



Figure 3. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

Pin No.			
TSSOP	**LFCSP**	**Mnemonic**	**Description**
1	15	IN1	Logic Control Input.
2	16	D1	Drain Terminal. Can be an input or output.
3	1	S1	Source Terminal. Can be an input or output.
4	2	V_{SS}	Most Negative Power Supply Potential.
5	3	GND	Ground (0 V) Reference.
6	4	S4	Source Terminal. Can be an input or output.
7	5	D4	Drain Terminal. Can be an input or output.
8	6	IN4	Logic Control Input.
9	7	IN3	Logic Control Input.
10	8	D3	Drain Terminal. Can be an input or output.
11	9	S3	Source Terminal. Can be an input or output.
12	10	NC	No Connection.
13	11	V_{DD}	Most Positive Power Supply Potential.
14	12	S2	Source Terminal. Can be an input or output.
15	13	D2	Drain Terminal. Can be an input or output.
16	14	IN2	Logic Control Input.

Table 6. ADG1411/ADG1412 Truth Table

ADG1411 INx	ADG1412 INx	Switch Condition
0	1	On
1	0	Off

Table 7. ADG1413 Truth Table

ADG1413 INx	S1, S4	S2, S3
0	Off	On
1	On	Off

TERMINOLOGY

I_{DD}
The positive supply current.

I_{SS}
The negative supply current.

V_D (V_S)
The analog voltage on Terminal D and Terminal S.

R_{ON}
The ohmic resistance between Terminal D and Terminal S.

$R_{FLAT(ON)}$
Flatness is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

I_S (Off)
The source leakage current with the switch off.

I_D (Off)
The drain leakage current with the switch off.

I_D, I_S (On)
The channel leakage current with the switch on.

V_{INL}
The maximum input voltage for Logic 0.

V_{INH}
The minimum input voltage for Logic 1.

I_{INL} (I_{INH})
The input current of the digital input.

C_S (Off)
The off switch source capacitance, which is measured with reference to ground.

C_D (Off)
The off switch drain capacitance, which is measured with reference to ground.

C_D, C_S (On)
The on switch capacitance, which is measured with reference to ground.

C_{IN}
The digital input capacitance.

t_{ON}
The delay between applying the digital control input and the output switching on. See Figure 30.

t_{OFF}
The delay between applying the digital control input and the output switching off.

Charge Injection
A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation
A measure of unwanted signal coupling through an off switch.

Crosstalk
A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth
The frequency at which the output is attenuated by 3 dB.

On Response
The frequency response of the on switch.

Insertion Loss
The loss due to the on resistance of the switch.

THD + N
The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

ACPSRR (AC Power Supply Rejection Ratio)
Measures the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. On Resistance as a Function of V_D (V_S), Dual Supply



Figure 5. On Resistance as a Function of V_D (V_S), Dual Supply



Figure 6. On Resistance as a Function of V_D (V_S), Single Supply



Figure 7. On Resistance as a Function of V_D (V_S) for Different Temperatures, 15 V Dual Supply



Figure 8. On Resistance as a Function of V_D (V_S) for Different Temperatures, 5 V Dual Supply



Figure 9. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply



Figure 10. Leakage Currents as a Function of Temperature, 15 V Dual Supply



Figure 11. Leakage Currents as a Function of Temperature, 15 V Dual Supply



Figure 12. Leakage Currents as a Function of Temperature, Dual Supply



Figure 13. Leakage Currents as a Function of Temperature, Single Supply



Figure 14. I_{DD} vs. Logic Level



Figure 15. Charge Injection vs. Source Voltage



Figure 16. t_{ON}/t_{OFF} Times vs. Temperature



Figure 19. On Response vs. Frequency



Figure 17. Off Isolation vs. Frequency



Figure 20. ACPSRR vs. Frequency



Figure 18. Crosstalk vs. Frequency



Figure 21. THD + N vs. Frequency, 15 V Dual Supply



Figure 22. THD + N vs. Frequency, 5 V Dual Supply

TEST CIRCUITS



Figure 23. On Resistance



Figure 24. Off Leakage



Figure 25. On Leakage



Figure 26. Off Isolation



Figure 27. Channel-to-Channel Crosstalk



Figure 28. Bandwidth



Figure 29. THD + Noise



Figure 30. Switching Times



Figure 31. Break-Before-Make Time Delay



Figure 32. Charge Injection

OUTLINE DIMENSIONS



Figure 33. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)
Dimensions shown in millimeters



Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
4 mm × 4 mm Body, Very Thin Quad
(CP-16-13)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG1411YRUZ[1]	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YRUZ-REEL7[1]	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YCPZ-REEL[1]	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1411YCPZ-REEL7[1]	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1412YRUZ[1]	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YRUZ-REEL7[1]	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YCPZ-REEL[1]	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1412YCPZ-REEL7[1]	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1413YRUZ[1]	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YRUZ-REEL7[1]	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YCPZ-REEL[1]	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1413YCPZ-REEL7[1]	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13

[1] Z = RoHS Compliant Part.

PR06815-0-8/07(PrF)