

# 1.8 $\Omega$ Max On Resistance, **DEVICES** ±15 V/12 V/±5 V, iCMOS, Quad SPST Switches

### **Preliminary Technical Data**

# ADG1411/ADG1412/ADG1413

#### **FEATURES**

1.8 Ω maximum on resistance at 25°C 0.37  $\Omega$  maximum on-resistance flatness

0.17  $\Omega$  maximum on-resistance match between channels

**Continuous current per channel** LFCSP package: 300 mA

TSSOP package: 190 mA

Fully specified at +12 V,  $\pm 15 \text{ V}$ , and  $\pm 5 \text{ V}$ 


No V<sub>L</sub> supply required 3 V logic-compatible inputs **Rail-to-rail operation** 

16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP

#### **APPLICATIONS**

**Automatic test equipment Data acquisition systems Battery-powered systems** Sample-and-hold systems **Audio signal routing** Video signal routing **Communication systems Relay replacement** 

#### FUNCTIONAL BLOCK DIAGRAM



Fiaure 1.

#### **GENERAL DESCRIPTION**

The ADG1411/ADG1412/ADG1413 are monolithic complementary metal-oxide semiconductor (CMOS) devices containing four independently selectable switches designed on an *i*CMOS<sup>™</sup> process. iCMOS (industrial CMOS) is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, iCMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals.

iCMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and batterypowered instruments.

The ADG1411/ADG1412/ADG1413 contain four independent single-pole/single-throw (SPST) switches. The ADG1411 and

ADG1412 differ only in that the digital control logic is inverted. The ADG1411 switches are turned on with Logic 0 on the appropriate control input, whereas the ADG1412 switches are turned on with Logic 1. The ADG1413 has two switches with digital control logic similar to that of the ADG1411; the logic is inverted on the other two switches. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

The ADG1413 exhibits break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

#### **PRODUCT HIGHLIGHTS**

- 2.5  $\Omega$  maximum on resistance over temperature.
- 2. Minimum distortion
- Ultralow power dissipation: <0.03 µW.
- 16-lead TSSOP and 4 mm × 4 mm LFCSP packages.

Rev. PrF

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved.

# **Preliminary Technical Data**

# **TABLE OF CONTENTS**

reatures	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
15 V Dual Supply	3
12 V Single Supply	4

5 V Dual Supply	
Absolute Maximum Ratings	
ESD Caution	
Pin Configurations and Function Descri	ptions
Terminology	
Typical Performance Characteristics	
Test Circuits	1:
Outline Dimensions	
Ordering Guide	1,

### **REVISION HISTORY**

# **SPECIFICATIONS**

### **15 V DUAL SUPPLY**

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance (R <sub>ON</sub> )	1.5			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure 23}$
	1.8	2.2	2.5	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match	0.1			Ωtyp	$V_S = \pm 10 \text{ V}$ , $I_S = -10 \text{ mA}$
Between Channels (ΔR <sub>ON</sub> )				71	
	0.13	0.16	0.17	Ω max	
On-Resistance Flatness (RFLAT(ON))	0.28			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.31	0.35	0.37	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, I <sub>S</sub> (Off)	±0.2			nA typ	$V_{S} = \pm 10 \text{ V}, V_{D} = \mp 10 \text{ V}; \text{ see Figure 24}$
3,7.4	±0.5	±10	±100	nA max	$v_S = \pm 10 \text{ v, } v_D = \pm 10 \text{ v, see Figure 24}$
Drain Off Leakage, I <sub>D</sub> (Off)	±0.3 ±0.2	±10	±100		
Drain On Leakage, ID (OII)				nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}$ ; see Figure 24
	±0.5	±10	±100	nA max	
Channel On Leakage, ID, Is (On)	±0.2			nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 25
	±1	±10	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
•			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	100			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	150	170	190	ns max	$V_s = 10 \text{ V}$ ; see Figure 30
toff	90			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	120	140	160	ns max	$V_s = 10 \text{ V}$ ; see Figure 30
Break-Before-Make Time Delay, t <sub>D</sub>	25			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
(ADG1413 only)			10	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; Figure 31
Charge Injection	-20			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see Figure 32}$
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-100			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.011			% typ	$R_L = 110 \Omega$ , 15 V p-p, $f = 20 \text{ Hz}$ to 20 kHz see
Total Harmonic Distortion 1 Worse	0.011			/0 typ	Figure 29
–3 dB Bandwidth	206			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.01			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	22			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	22			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> , C <sub>s</sub> (On)	104			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS				F: 9/F	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
IDD	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
טטו	0.001		1	μΑ typ μΑ max	Digital inputs = 0 v oi voo
I <sub>DD</sub>	220		'	μΑ typ	Digital inputs = 5 V
טטו	220		325	μΑ typ μΑ max	Digital ilipats – 5 v
lee.	0.001		323		Digital inputs = 0 V, 5 V, or V <sub>DD</sub>
Iss	0.001		1	μA typ	Digital inputs = 0 v, 5 v, or v <sub>DD</sub>
V 0/				μA max	CND OV
$V_{DD}/V_{SS}$			±4.5/±16.5	V min/max	GND = 0 V

 $<sup>^{\</sup>rm 1}$  Guaranteed by design, not subject to production test.

#### **12 V SINGLE SUPPLY**

 $V_{DD}$  = 12 V  $\pm$  10%,  $V_{SS}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	3			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure } 23$
	3.5	4.3	4.7	Ω max	$V_{DD} = +10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match	0.12			Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V, } I_s = -10 \text{ mA}$
Between Channels (ΔR <sub>ON</sub> )					
	0.16	0.18	0.2	Ω max	
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.85			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	1	1.13	1.16	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.2			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ see Figure 24}$
	±0.5	±10	±100	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.2			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ see Figure 24}$
	±0.5	±10	±100	nA max	
Channel On Leakage, ID, IS (On)	±0.2			nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V; see Figure } 25$
	±1.5	±10	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	170			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	250	295	330	ns max	$V_s = 8 \text{ V}$ ; see Figure 30
t <sub>OFF</sub>	75			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	135	165	190	ns max	$V_s = 8 \text{ V}$ ; see Figure 30
Break-Before-Make Time Delay, t <sub>D</sub>	100			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
(ADG1413 only)			40	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 31
Charge Injection	30			pC typ	$V_s = 6 \text{ V}$ , $R_s = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 32
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-100			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
−3 dB Bandwidth	206			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.03			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	38			pF typ	V <sub>s</sub> = 6 V, f = 1 MHz
C <sub>D</sub> (Off)	40			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
C <sub>D</sub> , C <sub>S</sub> (On)	104			pF typ	$V_s = 6 \text{ V}, f = 1 \text{ MHz}$
POWER REQUIREMENTS				1	$V_{DD} = 13.2 \text{ V}$
$I_{DD}$	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1	μA max	_ ,
I <sub>DD</sub>	220			μA typ	Digital inputs = 5 V
			325	μA max	_ '
$V_{DD}$			5/16.5	V min/max	$GND = 0 V$ , $V_{SS} = 0 V$

 $<sup>^{\</sup>rm 1}$  Guaranteed by design, not subject to production test.

### **5 V DUAL SUPPLY**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = –5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	3.5			Ωtyp	$V_s = \pm 4.5 \text{ V}, I_s = -10 \text{ mA}$ ; see Figure 23
	4	4.8	5.3	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On-Resistance Match	0.12			Ωtyp	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
Between Channels (ΔR <sub>ON</sub> )				97	
	0.16	0.18	0.2	Ω max	
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.88			Ωtyp	$V_S = \pm 4.5 \text{ V; } I_S = -10 \text{ mA}$
,	1.1	1.2	1.3	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	·
		. 10	.100		$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$
D : 0%1 1 1 (0%)	±0.5	±10	±100	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$
	±0.5	±10	±100	nA max	
Channel On Leakage, ID, IS (On)	±0.07			nA typ	$V_S = V_D = \pm 4.5 \text{ V}$ ; see Figure 25
	±1	±10	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
•			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				1 71	
t <sub>on</sub>	275			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
-5/	400	465	510	ns max	$V_s = 3 \text{ V}$ ; see Figure 30
t <sub>OFF</sub>	175			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
COFF	290	320	380	ns max	$V_s = 3 \text{ V}$ ; see Figure 30
Break-Before-Make Time Delay, t <sub>□</sub>	100	320	300	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
(ADG1413 only)	100		50	ns min	$V_{51} = V_{52} = 3 \text{ V}$ ; see Figure 31
Charge Injection	30		30	pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 32}$
Off Isolation	_80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-80 -100				
				dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 27
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 110 \Omega$ , 5 V p-p, f = 20 Hz to 20 kHz; see Figure 29
–3 dB Bandwidth	145			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.12			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	32			pF typ	$V_s = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	33			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> , C <sub>S</sub> (On)	116			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS	1.0			p. 5,p	$V_{DD} = 5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
	0.001			μA typ	Digital inputs = $0 \text{ V or } V_{DD}$
I <sub>DD</sub>	0.001		1.0		Digital iliputs – 0 v of v <sub>DD</sub>
1	0.001		1.0	μA max	Digital inputs - 5 V
I <sub>ss</sub>	0.001		1.0	μA typ	Digital inputs = 5 V
V 0/			1.0	μA max	CND OV
$V_{DD}/V_{SS}$			±4.5/±16.5	V min/max	GND = 0 V

 $<sup>^{\</sup>rm 1}$  Guaranteed by design, not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

1 able 4.	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	−0.3 V to +25 V
V <sub>ss</sub> to GND	+0.3 V to −25 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs <sup>1</sup>	GND – $0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Peak Current, S or D	600 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current per Channel, S or D	
16-Lead TSSOP	190 mA
16-Lead LFCSP	300 mA
Operating Temperature Range	
Automotive (Y Version)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance (4-layer board)	112°C/W
16-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	30.4°C/W
Reflow Soldering Peak Temperature, Pb free	260(+0/-5)°C

<sup>&</sup>lt;sup>1</sup> Overvoltages at IN, S, and D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

**Table 5. Pin Function Descriptions** 

F	Pin No.		
TSSOP	LFCSP	Mnemonic	Description
1	15	IN1	Logic Control Input.
2	16	D1	Drain Terminal. Can be an input or output.
3	1	S1	Source Terminal. Can be an input or output.
4	2	V <sub>SS</sub>	Most Negative Power Supply Potential.
5	3	GND	Ground (0 V) Reference.
6	4	S4	Source Terminal. Can be an input or output.
7	5	D4	Drain Terminal. Can be an input or output.
8	6	IN4	Logic Control Input.
9	7	IN3	Logic Control Input.
10	8	D3	Drain Terminal. Can be an input or output.
11	9	S3	Source Terminal. Can be an input or output.
12	10	NC	No Connection.
13	11	$V_{DD}$	Most Positive Power Supply Potential.
14	12	S2	Source Terminal. Can be an input or output.
15	13	D2	Drain Terminal. Can be an input or output.
16	14	IN2	Logic Control Input.

#### Table 6. ADG1411/ADG1412 Truth Table

ADG1411 INx	ADG1412 INx	Switch Condition
0	1	On
1	0	Off

### Table 7. ADG1413 Truth Table

ADG1413 INx	\$1, \$4	S2, S3
0	Off	On
_ 1	On	Off

### **TERMINOLOGY**

 $I_{DD}$ 

The positive supply current.

Iss

The negative supply current.

 $V_D(V_S)$ 

The analog voltage on Terminal D and Terminal S.

RON

The ohmic resistance between Terminal D and Terminal S.

R<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I<sub>D</sub> (Off)

The drain leakage current with the switch off.

 $I_D$ ,  $I_S$  (On)

The channel leakage current with the switch on.

 $V_{INII}$ 

The maximum input voltage for Logic 0.

 $\mathbf{V}_{\text{INH}}$ 

The minimum input voltage for Logic 1.

I<sub>INL</sub> (I<sub>INH</sub>)

The input current of the digital input.

Cs (Off)

The off switch source capacitance, which is measured with reference to ground.

C<sub>D</sub> (Off)

The off switch drain capacitance, which is measured with reference to ground.

 $C_D$ ,  $C_S$  (On)

The on switch capacitance, which is measured with reference to ground.

CIN

The digital input capacitance.

ton

The delay between applying the digital control input and the output switching on. See Figure 30.

toff

The delay between applying the digital control input and the output switching off.

**Charge Injection** 

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

**Insertion Loss** 

The loss due to the on resistance of the switch.

THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

ACPSRR (AC Power Supply Rejection Ratio)

Measures the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ), Dual Supply




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ), Dual Supply




Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ), Single Supply




Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, 15 V Dual Supply




Figure 8. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, 5 V Dual Supply




Figure 9. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




Figure 10. Leakage Currents as a Function of Temperature, 15 V Dual Supply




Figure 13. Leakage Currents as a Function of Temperature, Single Supply




Figure 11. Leakage Currents as a Function of Temperature, 15 V Dual Supply




Figure 14. IDD vs. Logic Level




Figure 12. Leakage Currents as a Function of Temperature, Dual Supply




Figure 15. Charge Injection vs. Source Voltage




Figure 16. ton/toff Times vs. Temperature




Figure 17. Off Isolation vs. Frequency




Figure 18. Crosstalk vs. Frequency




Figure 19. On Response vs. Frequency




Figure 20. ACPSRR vs. Frequency




Figure 21. THD + N vs. Frequency, 15 V Dual Supply




Figure 22. THD + N vs. Frequency, 5 V Dual Supply

### **TEST CIRCUITS**






Figure 23. On Resistance








Figure 26. Off Isolation




Figure 27. Channel-to-Channel Crosstalk




Figure 28. Bandwidth




Figure 29. THD + Noise




Figure 30. Switching Times




Figure 31. Break-Before-Make Time Delay






Figure 32. Charge Injection

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 33. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC.

Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-13) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG1411YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YCPZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1411YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1412YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YCPZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1412YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1413YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YCPZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1413YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.